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Abstract— In this paper, we propose a modified iterative
decoding algorithm to decode a special class of quasi-cyclic low-
density parity-check (QC-LDPC) codes such as QC-LDPC codes
used in the IEEE 802.16e standards. The proposed decoding
is implemented by serially decoding block codes with identical
parity-check matrix Hl derived from the parity-check matrix
H of the QC-LDPC codes. The dimensions of Hl are much
smaller than those of H. Extrinsic values can be passed among
these block codes since the code bits of these block codes
are overlapped. Hence, the proposed decoding can reduce the
number of iterations required by up to forty percent without
error performance loss as compared to the conventional message-
passing decoding algorithm. A partially-parallel very large-scale
integration (VLSI) architecture is proposed to implement such a
decoding algorithm. The proposed VLSI decoder can fully take
advantage of the proposed decoding to increase its throughput.
In addition, the proposed decoder only needs to store check-to-
variable messages and hence is memory efficient.
Keywords— Iterative decoding, low-density parity-check
(LDPC) codes, decoder, very large-scale integration (VLSI) ar-
chitecture, modulation and coding.
I. INTRODUCTION
Low-density parity-check (LDPC) codes [1] have attracted
tremendous research interest recently because of their excellent
error-correcting performance and their potential of highly par-
allel implementation of decoder. Although the Shannon limit
can be achieved by irregular LDPC codes [2], the very large-
scale integration (VLSI) implementation of an irregular LDPC
decoder remains a big challenge. A practical design approach
of LDPC coding system called Block-LDPC [3][4] has been
used to construct LDPC codes with effective VLSI implemen-
tation of decoder and good error-correcting performance. An
LDPC code constructed by using Block-LDPC is indeed a
quasi-cyclic (QC) LDPC code [5]. The irregular LDPC codes
selected by the standard of IEEE 802.16e (WiMax) [9] are
Block-LDPC codes.
Iterative message-passing decoding (MPD) based on sum-
product algorithm (SPA) [6] is a well-known decoding method
for LDPC codes. However, for such a decoding method, a
large number of iterations which cause low throughput are
demanded to recover the reliable information. In this paper, we
propose a modified iterative decoding method to improve the
convergence speed for Block-LDPC codes C. Let the M ×N
matrix H be the parity-check matrix of C, where M = zMb,
N = zNb. Each z× z sub-matrix in H is either a zero matrix
or a circulant obtained by right cyclic shifting a z× z identity
matrix by certain columns. We partition the indexes of code
bits of C into z sets Sl(i) with |Sl(i)| = Nl, i = 0, 1, · · · , z−1.
Since this partition is not disjoint, we have Nb < Nl < N . The
code bits of C indexed by Sl(i) form a linear block code Cl(i),
i = 0, 1, · · · , z − 1. From the quasi-cyclic structure of H, we
can construct Cl(i), i = 0, 1, · · · , z − 1, which have the same
Mb × Nl parity-check matrix Hl. The proposed decoding of
C is implemented by serially decoding Cl(0), Cl(1), · · ·, and
Cl(z−1). Extrinsic values are passed among codes Cl(i), i =
0, 1, · · · , z − 1, since the code bits of Cl(i), i = 0, 1, · · · , z −
1, are overlapped. As compared to the conventional MPD,
the proposed decoding can reduce the number of iterations
required by up to forty percent and hence significantly improve
the convergence speed without error performance loss.
The MPD for LDPC codes can be implemented by fully-
parallel architecture which results in a high throughput decoder
but with complex interconnections caused by a quite large
number of irregular edges [10]. On the other hand, the serial
architecture reduces the interconnection complexity by using
a memory-based approach [11]. However, the throughput of
decoder based on serial architecture is low [11]. In addition,
two memory units are needed to store check-to-variable and
variable-to-check messages. To balance the complexity of in-
terconnections and throughput, a partially-parallel architecture,
where certain logic devices have to be utilized in a time-
multiplexed manner, was used in [12][13][14][15]. The LDPC
decoders reported in [14] and [15] are based on the partially-
parallel architectures proposed in [12] and [13], respectively.
In this paper, we also propose a partially-parallel VLSI
architecture which is totally different from those given in
[12][13][14][15] to implement the proposed decoding algo-
rithm. We use a fully-parallel architecture to implement a high-
speed decoder of Hl. We then use the high-speed decoder of
Hl to serially decode Cl(0), Cl(1), · · ·, and Cl(z−1), since the
parity-check matrices of Cl(i), i = 0, 1, · · · , z−1, are identical
to Hl. The fully-parallel implementation of the decoder for
Cl(i) (Hl) does not result in complex interconnections since
the code length, Nl, of Cl(i) is much shorter than the code
length, N , of C. For the (2304,1152) LDPC code used in
the IEEE 802.16e standards, we can have N = 2304 and
Nl = 63. The proposed VLSI decoder can fully take advantage
of the proposed decoding method to increase the decoding
throughput. In addition, the VLSI decoder only needs to store
the check-to-variable messages and hence is memory efficient.
The remainder of this paper is organized as follows. Sec-
tion II briefly reviews the LDPC codes used in the IEEE
802.16e standards, MPD based on SPA, and the conventional
VLSI architectures for LDPC decoders. Section III proposes
a decoding method for improved convergence speed. We also
compare the proposed decoding method with the conventional
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MPD in Section III. In Section IV, we propose a VLSI
architecture for the proposed decoding method. We also show
the implementation results and compare these results with
those given in [14][15]. Finally, Section V addresses some
concluding remarks.
II. PRELIMINARIES
A. Irregular LDPC codes in the IEEE 802.16e standards
In this section, we briefly review the parity-check matrix H
of Block-LDPC (QC-LDPC) code C used in the IEEE 802.16e
standards. We construct the M × N matrix H based on an
Mb × Nb base parity check matrix Hb, where M = zMb,
N = zNb, and z is a positive integer. InHb, each 0 is replaced
by a z × z zero sub-matrix and each 1 at the position (i, j)
is replaced by a z × z sub-matrix that is obtained by right
cyclic shifting a z× z identity matrix by p(i, j) ≥ 0 columns,
0 ≤ i ≤ (Mb − 1),0 ≤ j ≤ (Nb − 1). Hb and p(i, j) can be
found in the IEEE 802.16e standards [9]. For the (2304,1152)
LDPC code, M = 1152, N = 2304, z = 96,Mb = 12, Nb =
24. Fig. 1 shows the block-type parity-check matrix H of this
LDPC code, where the (i, j) element is p(i, j).
B. Message-passing decoding based on sum-product algo-
rithm (SPA)
Let λj = ln(Pr(vj = 0|yi)/Pr(vj = 1|yi)) be the channel
reliability value of bit (variable node) vj , where yi is the
noise-corrupted form of vj . Let Rij [k] (Qij [k]) be the check-
to-variable (variable-to-check) message from check (variable)
node i to variable (check) node j at the kth iteration, and R[i]
(C[j]) be the index set of variable (check) nodes involving
check (variable) node i (j).
Initialization: For k = 0, the check-to-variable messages
Rij [0] from the ith check node to the jth variable
node are initialized to zero for all i, with j ∈ R[i].
At iteration k: Operations at variable nodes: For each vari-
able node j, compute Qji[k] corresponding to each
of its check node neighbors i according to
Qji[k] = λj +
∑
i′∈C[j]\{i}
Ri′j [k − 1]. (1)
Operations at check nodes: For each check node i,
compute Rij [k] corresponding to each of its variable
node neighbors j according to
Rij [k] = −Sij [k](Ψ(|
∑
j′∈R[i]\{j}
Ψ(|Qj′i[k]|)|) (2)
where Ψ(|x|) = ln(| exp(x)−1exp(x)+1 |), and Sij [k] =∏
j′∈R[i]\{j} Sign(Qj′i[k]).
Hard decision: At iteration Ni, for each variable node j,
compute the a posterior reliability value Λj accord-
ing to
Λj = λj +
∑
i∈C[j]
Rij [Ni]. (3)
Hard decisions are then made based on the sign of
Λj , j = 0, 1, · · · , N − 1.
C. Conventional VLSI architectures for LDPC decoders
The message passing decoding for LDPC codes can be
implemented by fully-parallel architecture [10] which is shown
in Fig. 2. The fully-parallel implementation of the message-
passing algorithm results in a high-throughput decoder but
with complex interconnections caused by a quite large number
of irregular edges [10]. The interconnection complexity can be
reduced by employing the serial architecture [11] in which a
shared processing unit (PU) computes all the rows or columns
one after another. The interconnection complexity can also
be reduced by employing the partially-parallel architecture
[12][13][14][15] in which each PU takes in charge of several
number of rows or columns. As a PU is shared for a number of
rows or columns, the number of PUs becomes much smaller
than that of the fully-parallel architecture. Fig. 3 and Fig. 4
shows the conventional LDPC decoder based on the serial
architecture and partially-parallel architecture, respectively.
The quantized log-likelihood ratios (channel values) of the
received code bits are fed into the decoder. The processing
units PUcn and PUvn perform the operations at check nodes
and variable nodes, respectively. The memory unit MUcn is
used to store the extrinsic value (check-to-variable message)
Rij [k]. The memory unit MUvn is used to store variable-
to-check messages Qji[k]. At the final Ni iteration, hard
decisions of the code bits are produced by the processing
unit PUhd. Whereas the fully-parallel architecture computes
all the messages simultaneously, the serial (partially-parallel)
architecture computes messages row-by-row or column-by-
column because there is only one PU (a small number of
PUs) for each step. Therefore, variable messages calculated
by a variable PU are stored into a memory and accessed later
by a check PU, and vice versa. Notably, two memory units
(MUvn and MUcn) are required for either the serial or the
partially-parallel architecture.
III. PROPOSED DECODING METHOD FOR IMPROVED
CONVERGENCE SPEED
A. Proposed decoding method
For i = 0, 1, · · · , z − 1, let H′l(i) be an Mb × N matrix
which contains the i-th, (i + z)-th, (i + 2z)-th, · · ·, and
(i + (Mb − 1)z)-th rows of H. For i = 0, 1, · · · , z − 1, let
Sl(i) be an index set which indicates the non-zero columns
of H′l(i). For example, if only the first, the second, and the
third columns of H′l(0) are non-zero, then Sl(0) = {1, 2, 3}.
For i = 0, 1, · · · , z−1, let Hl(i) be an Mb×Nl matrix which
is obtained by deleting the all-zero columns of H′l(i). Hence,
Hl(i) contains the columns of H′l(i) indexed by Sl(i) and
|Sl(i)| = Nl. From the quasi-cyclic structure of H, we can
find that matrices Hl(i), i = 0, 1, · · · , z − 1, are identical to
Hl=Hl(0) and Sl(i + 1) =
⋃Nb−1
j=0 {q|q − jz = (k + 1 −
jz) mod z; jz ≤ k < (j+1)z, k ∈ Sl(i)}, i = 0, 1, · · · , z−2.
In addition, sets Sl(i), i = 0, 1, · · · , z−1, are not the same and
Sl(i)
⋂
(
⋃z−1
j=0,j =i Sl(j)) = φ for i = 0, 1, · · · , z − 1, where φ
is the null set. Notably, Nl is not equal to Nb and Nl is much
smaller than N .
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The code bits of C indexed by Sl(i) form a linear block
code Cl(i), i = 0, 1, · · · , z− 1. We can find that the Mb×Nl
matrix Hl(i) = Hl is the parity-check matrix of Cl(i),
i = 0, 1, · · · , z − 1. The block diagram of the proposed
decoding is given in Fig. 5. The proposed decoding of code
C is implemented by serially decoding Cl(0), Cl(1), · · ·, and
Cl(z − 1). We first decode Cl(0) using the channel values of
code bits of C indexed by Sl(0) and then decode Cl(1) using
the channel values of code bits of C indexed by Sl(1) and the
extrinsic information provided by the decoding of Cl(0) and
so on. After decoding Cl(z − 2), we then decode Cl(z − 1).
Such one-round decoding of Cl(i), i = 0, 1, · · · , z − 1, is
called a global iteration for the decoding of C. After decoding
Cl(z−1), we then re-decode Cl(0) and so on. The number of
global iterations is denoted by Ng . We can use the MPD based
on SPA with Nl iterations to decode Cl(i), i = 0, 1, · · · , z−1.
Since Sl(i)
⋂
(
⋃z−1
j=0,j =i Sl(j)) = φ for i = 0, 1, · · · , z−1, the
decoding of Cl(i) can use the extrinsic values provided by
the decoding of Cl(j), j = i. Since in the decoding of Cl(i),
we can use extrinsic information provided by the decoding
of other block codes Cl(j), j = i, within the same global
iteration, the speed of convergence is faster than that of the
conventional iterative MPD.
B. Simulation results
In this section, the proposed decoding is applied to rate-1/2
LDPC codes in the IEEE 802.16e standards and is examined
in terms of the convergence speed of error performance. We
consider binary phase shift keying (BPSK) and additive white
Gaussian noise (AWGN) channel. Fig. 6 shows the results of
bit error rate (BER) of the length-2304 LDPC code using the
proposed decoding with various combinations of Nl and Ng .
We can find that under the condition of Nl ×Ng = k, where
k is a positive constant, Nl = 1 and Ng = k are the best
choices. Also included in Fig. 6 are the BER results of the
LDPC code using the conventional iterative decoding. We find
that the proposed decoding with Nl = 1 and Ng = 30 achieve
similar BER as compared to the conventional decoding with
Ni = 50. Hence the proposed decoding can reduce the number
of iterations required by up to forty percent and increase
the speed of convergence without BER loss as compared to
the conventional decoding. For the length-1152 LDPC code,
similar conclusion can be made.
IV. A MEMORY-EFFICIENT VLSI ARCHITECTURE FOR
THE PROPOSED ITERATIVE DECODING
A. Proposed decoder architecture
Fig. 7 shows the VLSI architecture of the proposed decoder.
The quantized log-likelihood ratios (channel values) of the re-
ceived code bits are fed into the decoder. The processing units
PUcn and PUvn perform the operations at check nodes and
variable nodes, respectively, for Hl. Please refer to [7] for the
detail architectures and the associated quantization parameters
of processing units PUcn and PUvn. The memory unit MUcn
is used to store the extrinsic value (check-to-variable message)
Rij [k]. At the final Ng global iteration, the hard decisions
of the code bits are produced by the processing unit PUhd.
Note that the hardware complexities of PUcn and PUvn are
proportional to Nl instead of N . For the (2304, 1152) LDPC
code, Nl = 63 and N = 2304. If we use a fully-parallel
architecture to implement the decoder of Cl(i), i.e., PUcn and
PUvn, we can achieve higher throughput as compared to the
pure serial architecture. In addition, the improved convergence
speed can further increase the throughput. As compared to
the pure serial architecture, we do not need memory unit
MUvn. As compared to the fully-parallel architecture, we
do not have complex interconnections since the code length
of Cl(i) is much less than that of C. Since there are many
partially-parallel architectures in the literature, we will com-
pare representative partially-parallel architectures proposed in
[12][13][14][15] in Section IV.B. Since the modified MSA
(min-sum algorithm) with 5-bit quantization [8] has similar
performance loss as compared to the SPA with 4-bit non-
uniform quantization proposed in [7], we use the 4-bit non-
uniform quantized SPA to implement the decoder of Cl(i) for
saving memory. The simulation results of C using 4-bit non-
uniform quantized SPA are shown in Fig. 8.
B. Implementation results
The performances of the decoders of (2304, 1152) and
(1152, 576) irregular LDPC codes based on the proposed
partially-parallel architecture are summarized in Table I. Also
included in Table I are the results of LDPC code given
in [14][15]. The LDPC decoders reported in [14] and [15]
are based on the overlapped architecture proposed in [12]
and the TDMP (Turbo-decoding message-passing) architecture
proposed in [13], respectively. Since the throughput and area
are technology dependent, in Table I, we use total clock cycles
for convergence, memory size, and gate counts as measures
of performance. As compared to the LDPC decoder presented
in [14], our decoder needs a lower number of iterations to
reach the performance of convergence and has a slightly
larger number of clock cycles per iteration. As compared to
the LDPC decoder presented in [15], our decoder needs a
slightly larger number of iterations to reach the performance
of convergence and has a lower number of clock cycles per
iteration. In conclusion, our decoder needs a lower number
of clock cycles to reach the performance of convergence
as compared to the LDPC decoders presented in [14] and
[15]. In addition, our LDPC decoder requires less memory as
compared to the LDPC decoder presented in [15] and lower
number of gate counts as compared to the LDPC decoder
presented in [14].
V. CONCLUDING REMARKS
We propose a decoding method with improved convergence
speed for the LDPC codes used in the IEEE 802.16e standards.
Based on this decoding method, we propose a decoder archi-
tecture for VLSI implementation. Our decoder does not need
to store the variable-to-check messages and hence our decoder
is memory efficient. As compared to other LDPC decoders
in the literature, the proposed decoder needs a lower number
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TABLE I
COMPARISON OF RATE-1/2 LDPC DECODERS.
Overlapped Proposed TDMP Proposed
Decoder [14] Decoder Decoder [15] Decoder
Code Length 1024 1152 2304 2304
Code Structure Regular Irregular Irregular Irregular
Memory (bits) N.A. 15150 60228 30300
Gate Counts 457K 157K N.A. 157K
Clock Cycles
per Iteration 38 48 228 96
Total Iterations
for Convergence 50 30 25 30
Total Clock
Cycles 1900 1440 5700 2880
for Convergence
of clock cycles to reach the performance of convergence and
requires either less memory or less gate counts. The proposed
decoding method and VLSI architecture are not restricted to
the LDPC codes used in the IEEE 802.16e standards and can
be applied to any Block-LDPC code which is a special class
of QC-LDPC codes.
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Fig. 1. Block-type parity-check matrix H of LDPC codes with rate 1/2 in
the IEEE 802.16e standards, where the (i, j) element is p(i, j).
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Fig. 2. LDPC decoder using the conventional fully-parallel architecture.
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Fig. 3. LDPC decoder using the conventional serial architecture.
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Fig. 5. Proposed decoding method of QC-LDPC code C based on serial
decoding of block codes Cl(i), i = 0, 1, 2, · · · , z − 1.
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Fig. 6. BER of C using the proposed or conventional decoding algorithm.
The iteration number of conventional decoding is denoted as Ni. (A1)
Proposed, Nl = 1, Ng = 5; (B1) Proposed, Nl = 1, Ng = 10; (C1) Proposed,
Nl = 1, Ng = 20; (D1) Proposed, Nl = 1, Ng = 30; (A2) Proposed, Nl
= 2, Ng = 5; (B2) Proposed, Nl = 2, Ng = 10; (C2) Proposed, Nl = 2,
Ng = 20; (A3) Conventional, Ni = 7; (B3) Conventional, Ni = 15; (C3)
Conventional, Ni = 30. (D3) Conventional, Ni = 50.
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Fig. 7. Proposed VLSI decoder architecture for the proposed decoding
algorithm.
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